28 Sep
ACL Digital
Hyderabad
IP Verification EngineerExperience : 5-7 yearsLocation : HyderabadJob Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in multi-master, multi-slave AXI4 use-case configurations. Knowledge of DRAM memory controllers.Develop and execute testbenches to validate the functionality and correctness of models,
as well as participate in system-level testing and debugging.Basic Job Deliverable:Setup verification workplace and bring up simulations with various simulations such as VCS / Questa / Xcellium / RivieraSV/UVM Functional verificationExpertise in Vivado for simulation debugsInterested,please drop your CV to [email protected]
📌 (Immediate Start) IP Verification Engineer
🏢 ACL Digital
📍 Hyderabad
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.