Rockwell Automation Pvt Ltd
The Engineer will be part of an ASIC/FPGA design team responsible for digital logic design of next generation and legacy products. The candidate will participate in modeling, RTL implementation, conversions and verification. The candidate should be familiar with C, C , System Verilog and Verilog and/or VHDL. Must be able to work with supervision from more experienced engineers and engage in technical dialogue.
The candidate should be familiar with ASIC/FPGA verification methodology to be able to create a Verilog/VHDL module test specification from the ASIC/FPGA functional specification and/or module specification created by the chip Architect or ASIC/FPGA Design Engineer.
The test specification will include tests needed for the input/outputs, algorithms, state machines, clocks and other design details. The candidate will then implement the tests in VHDL/Verilog/System Verilog languages. The test code will then be verified in simulation and include coverage analysis of the tests. The candidate should be able to demonstrate the knowledge of ASIC/FPGA test methodology. Knowledge of the System Verilogs Universal Verification Methodology UVM is preferred.
Basic understanding of Digital Design fundamentals
Knowledge of all phases of ASIC design and test methodology
Expertise in Verilog / VHDL and System Verilog
Experience in developing Verification Environment
Experience in Unit Level and Top Level Verification
Experience in developing BFMs and VIPs
Proficiency in Test plan development
Proficiency with industry standard simulators
Scripting Skills Shell, TCL, etc
Good Communication Skills
Knowledge of Bus Protocols like AXI, AHB, SPI etc. and Ethernet Protocol
Knowledge of System Verilog
Knowledge of UVM
Test Planning & Verification
Knowledge of safety standards desirable
Working Knowledge of various tools Cadence:
Proficiency in ARM Architecture
Gate Level Simulation experience
Low Power Simulation experience
Dynamic CDC experience
EXPERIENCE AND EDUCATION:
A BE / MS or ME / MTech / MS in an Electronics / Electrical Engineering discipline.
Minimum of 3 years experience with standard cell ASIC and / FPGA design.
Candidate should be familiar with RTL, gate level design and verification using VHDL and/or Verilog hardware description languages.
Demonstrated ability designing independently for medium/high complexity problems.
Strong oral and written communication skills in English and ability to present technical information.
Position will require some travel
IT Hardware :
Hardware Products & Services
digital logic design
Job Posted by
Rockwell Automation Pvt Ltd
Technology - IT, Telecom, Semiconductors Other Technology Equipment/ Products
Company Turnover 10000 - 10000+ Crores
Company Size 10001 - 10001+ Employees
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.
Intermediate consulting position operating independently with some assistance and guidance to provide quality work products to a project team or customer that comply with Oracle methodologies and prac [...]
• Strong knowledge in Automotive Testing • Strong Knowledge on CAN, UDS, CANoe • Strong Knowledge on CAPL Scripting •Good to have Python Knowledge • Excellent troubleshooting and an [...]
We are looking for freshers for the ASIC verification job vacancies with our company. M.Tech or B.Tech ECE and EEE students with passed out years 2017/19/19/20/21 are eligible. [...]
Position Description: RTL Design Engineer for PCIe IP development team : T4 position. Position is based in Bangalore. The role would include design and support of the RTL of the PCIe IP solution of Ca [...]