RTL Design Engineer (SDC Constraints) : +

:

: /

We are looking for a highly skilled Senior RTL ASIC Design Engineer with robust hands-on experience in SDC Constraints. The ideal candidate will have deep expertise in RTL design, timing constraints, and close collaboration with synthesis and STA teams.

Design and develop RTL (Verilog/SystemVerilog) for complex ASIC blocks and subsystems

Work closely with synthesis, STA, physical design, and verification teams to achieve timing closure

Perform RTL quality checks, linting, and CDC analysis

Support timing debugging and constraint optimization across multiple design iterations

Participate in architecture discussions and design reviews

Ensure deliverables meet performance, power, and area (PPA) goals.

&

7+ years of hands-on experience in RTL ASIC design

Solid understanding of ASIC design flow (RTL → Synthesis → STA → P&R;)

Experience working with Synopsys tools (DC, PrimeTime – preferred)

Experience in low-power design techniques

Experience with complex SoC designs

Scripting knowledge (Tcl / Perl / Python)

Prior experience working with global or distributed teams

📌 RTL (ASIC) Design Engineer (India)
🏢 ACL Digital
📍 India