Sta Engineer Karnataka (India)

Sta Engineer Karnataka (India)

30 Jul
|
HrdWyr
|
India

30 Jul

HrdWyr

India

Responsible for chip level STA convergence from early stages to signoff.

Participate in top level floor plan and clock planning.

IP & SoC timing constraints definition for all modes including DFT

Constraints quality check

Multimode-multi corner timing analysis.

Timing ECO generation.

Block and SoC level timing convergence.

Block and SoC level Synthesis.

Block and SoC level equivalence check.

Experience Required

5 to 8 years of experience in SOC level timing convergence

Synthesis and equivalence check

Solid timing concepts

Working knowledge of low power design involving multiple power domains.

Proficiency in scripting languages such as TCL, Perl, or Python for automation.

Familiarity with industry-standard EDA tools for STA like Tempus and PrimeTime

Exposure to complex design having multiple asynchronous clocks.

📌 Sta Engineer Karnataka (India)
🏢 HrdWyr
📍 India

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: sta engineer karnataka (india) / india

Subscribe to this job alert:

Get the latest job offers by email for: sta engineer karnataka (india) / india