At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design and develop cycle approximate/Loosly timed C++/SystemC models for Cadence's IPs like PCIe controller, etc for use in early SW development ,architectural exploration and performance analysis at different levels - subsystem and SoC level.

- Design and develop protocol specific functional models for various Cadence's interface IPs like PCIe,UCIe,CXL,USB,Ethernet,UFS,DP, etc

- Interact with IP designers and architects to understand various IP design/implementation specification and behavior

- Participate in defining traffic patterns, tools and methodology based on the model to help identify functional issues and performance bottlenecks

- Documentation of design specifications, implementation details, FAQ's, application notes, etc

Experience in high performance SOC architecture with focus on system-level trade-offs

- Development of functional and behavioral (loosly timed)/(cycle-level) models using C++/SystemC/TLM2

- Experience in using RTL/UVM System Verilog simulation environments for model validation

- Experience in creating workloads for different SoC components at required levels of abstraction

- Knowledge of scripting languages (python, perl)

- Excellent communication skills and ability to work in a team spread over multiple time-zones

- BS/MS degree in Computer Science or Electrical Engineering, or equivalent practical experience(2-3yrs)

We're doing work that matters. Help us solve what others can't.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

+ Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-chance-policy.pdf)





We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [email protected].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. ? Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

📌 Software Engineer II (Noida)
🏢 Cadence Design Systems
📍 Noida