01 Aug
|
Ingenium Digital
|
Telangana
01 Aug
Ingenium Digital
Telangana
Desired Candidate Profile
- 15-23 years of experience in ASIC development with a solid background in RTL design, SOC design, Physical Design, System Architecture, Mentor Graphics/Synopsys/Cadence tools.
- Master's degree (M.Tech) or Ph.D./Doctorate in Any Specialization; relevant industrial experience preferred.
- Strong understanding of System Verilog/Verilog programming languages; hands-on experience with DFT techniques like LINT/LTE/LVDS/OVM/UVM etc.
📌 Full Chip RTL Design Architect (Telangana)
🏢 Ingenium Digital
📍 Telangana