Experience in CMOS design, low-power optimization, and SPICE simulation using Cadence Virtuoso. Research experience in ML-assisted power and timing optimization.
Knowledge
Solid foundation in Digital IC Design, Low-Power CMOS Circuits, RTL Design, Static Timing Analysis (STA), Machine Learning for Hardware Security, and Cadence-based Layout Design.