Roles and Responsibilities
Design verification using SystemVerilog, UVM, PCIe, Ethernet protocols.
Develop testbenches for pre-silicon verification of ASIC designs.
Collaborate with cross-functional teams to identify requirements and develop verification plans.
Create reusable functional and gate-level simulations using SystemVerilog.
Debug complex issues in the design using waveform analysis tools like Waveform viewers.