(217) Verification Engineer (SystemVerilog / UVM)

(217) Verification Engineer (SystemVerilog / UVM)

05 Aug
|
Symphisys
|
India

05 Aug

Symphisys

India

Location: Bangalore / Chennai

Mandatory Skills:
Understanding Specs and Standards and developing relevant test plans
Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase
the rate with which bugs are found and resolved
Thorough understanding of Digital design concepts
Thorough understanding dv methodologies and tools
Valuable understanding of PCIe and CXL protocols is an added advantage
Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite/CHI

📌 (217) Verification Engineer (SystemVerilog / UVM)
🏢 Symphisys
📍 India

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: (217) verification engineer (systemverilog / uvm) / india

Subscribe to this job alert:

Get the latest job offers by email for: (217) verification engineer (systemverilog / uvm) / india