Bangalore, Karnataka
Job Summary

Experience: 5+ years
Experience with Formal Equivalence Verification (FEV) tools is a must
Execute RTL Netlist, Netlist Netlist, and ECO FEV at block and full-chip levels
Debug and resolve non-equivalence failures, aborted points, and compare issues due to synthesis, ECO, scan, and DFT logic
Create and maintain reference FEV flows and testcases to validate tool features and methodologies
Develop and automate workflows to improve efficiency and runtime of FEV signoff. Automation using Python/ Perl/Tcl is preferred
Work closely with RTL, Synthesis, DFT, and Physical Design teams for issue closure.
Generate signoff-ready reports and ensure adherence to project signoff criteria
Write transparent documentation for FEV flows and train users on tool usage and best practices

Key Responsibilities
null

#body.unify div.unify-button-container .unify-apply-now: focus, #body.unify div.unify-button-container .unify-apply-#body.unify div.unify-button-container .unify-apply-now: focus, #body.unify div.unify-button-container .unify-apply-

📌 Senior Design Lead (India)
🏢 HCLTech
📍 India