Define and implement DFT architecture for SoC / ASIC designs
Perform scan insertion and scan chain stitching
Develop and validate ATPG patterns for stuck-at, transition, bridge, and path delay faults
Implement and verify MBIST / memory repair solutions
Perform DFT rule checks (DRC) and resolve violations
Support JTAG / boundary scan / IEEE 1149.1 implementation
Run and debug Gate Level Simulations (GLS) for DFT patterns
Analyze and improve test coverage, pattern count, and test time
Work closely with design, verification, physical design, and silicon validation teams
Support post-silicon bring-up and failure analysis
Create DFT documentation, methodology, and best-practice flows
📌 DFT Lead (Bengaluru)
🏢 XQwave(Formerly Obsidian Solutions
📍 Bengaluru
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.