Senior Analog Layout Engineer (Noida)

Senior Analog Layout Engineer (Noida)

05 Aug
|
NXP Semiconductors
|
Noida

05 Aug

NXP Semiconductors

Noida

Senior Analog Layout Engineer

Experience: 2 to 4 years

Location: Noida

Skills: Cadence Virtuoso, analog layout techniques, ESD reviews, EM/IR analysis, PLL, Oscillator, Data Converter, Power Management, IO IP layouts, layout matching, common centroid layout, back-end view generation, LEF, ndm, milkyway

Summary
We are looking for Experienced Analog Mixed-Signal Layout Engineer with 2–4 years of expertise in PLL, Oscillator, Data Converter, Power Management, and IO IP layouts across advanced technology nodes (5nm–40nm). Robust proficiency in Cadence Virtuoso, analog layout techniques, ESD reviews, EM/IR analysis, and cross-functional collaboration with global design and SoC teams to deliver high-quality IP layouts.

Job Qualification
• Bachelor's Degree in Electronic Engineering/ Electrical Engineering or equivalent.
• 2-4 years hands-on experience in Analog MSIP design/verification.
• Working experience of layout done for Phase Locked Loops (PLL), Crystal Oscillators (XOSC), bias generators, reference circuits, Low Drop-Out regulators (LDO), IRCs, high speed/general IOs, Data converters.




• Have exposure of doing layout in 5nm, 16ffc, 22fdx, 28nm, 40nm tech nodes.
• Have know-how of layout matching, common centroid layout, EM/IR analysis, IO pad ring.
• Worked on Cadence Virtuoso tool.
• Knowledge of back-end view generation like LEF, ndm and milkyway.

Job Responsibility
• Work closely with design team to understand the scope of work.
• Available for the layout of high/low speed IOs and Clocking IP ( Crystal Oscillator, PLL, DPLL, IRC) or Data Converter or Power Management IPs.
• Available for the collaboration with our ACC team at Eindhoven, Austin, France and Noida.
• Regular support and Interaction with the SoC team to understand their requirement.
• Conducting ESD and layout reviews of the blocks/IPs at different interval of the design cycle.
• Ready to work for small sub blocks to complex top level IP layout.
• Expected to perform EM/IR analysis wherever required.
More information about NXP in India... #LI-7013

📌 Senior Analog Layout Engineer (Noida)
🏢 NXP Semiconductors
📍 Noida

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior analog layout engineer (noida) / noida

Subscribe to this job alert:

Get the latest job offers by email for: senior analog layout engineer (noida) / noida