- Must have experience in developing verification environments from scratch.
- Robust proficiency in Verilog coding is required.
- Hands-on experience with simulators such as VCS, NCSim, and ModelSim.
- Knowledge of UVM/VMM verification methodologies is desirable.
Disclaimer : This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.