Delivery Manager II (Chennai)

Delivery Manager II (Chennai)

06 Aug
|
UST
|
Chennai

06 Aug

UST

Chennai

UST Title- Delivery Manager II

Who we are:

At UST, we help the world s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 30+ countries, we build for boundless impact touching billions of lives in the process. Visit us at .

Summary:

The Practice Head - Design Verification (DV) will lead and scale USTs Design Verification practice by driving business growth, delivery excellence, capability development, talent strategy, and customer success across ASIC, SoC, IP, and subsystem verification engagements. This leadership role combines deep technical expertise with strong business acumen to build a differentiated verification practice and establish UST as a trusted partner for global semiconductor customers.

The Opportunity:

UST is looking for a Practice Head - Design Verification (DV ) to build, scale, and lead its Design Verification practice. The ideal candidate will own the practice strategy, P&L;, customer engagement, solution development, and organizational growth while driving innovation and delivery excellence across semiconductor verification services.

Key Roles & Responsibilities:

1. Practice Growth & Business Development

Own DV practice P&L;, revenue, margins, and growth targets.

Develop and execute a 3-year practice growth strategy.

Work closely with sales, account managers, and delivery leaders to identify and pursue opportunities.

Participate in customer meetings, solution discussions, and RFP/RFQ responses.

Build strategic relationships with semiconductor customers globally.

Drive mining of existing accounts and acquisition of new logos.

KPIs, Revenue growth, Recent customer acquisitions, Pipeline generation, Conversion rate and Gross margin

2. Capability Building

Define and build capabilities in:

Functional Verification

UVM

SystemVerilog

Assertion-Based Verification (ABV)

Coverage-Driven Verification

Advanced Verification

Formal Verification

Emulation

FPGA Prototyping

Portable Stimulus

SoC Verification

Subsystem Verification

Integration Verification

Performance Verification

Low Power Verification (UPF)

Protocol Expertise

PCIe

USB

Ethernet

DDR

MIPI

CXL

UCIe

AMBA AXI/AHB/APB

AMS Verification

Mixed Signal Verification

Real Number Modeling

KPIs

Number of certified engineers

New capability launches

Reusable verification IPs developed

3. Delivery Excellence

Ensure successful execution of all DV projects.

Establish delivery governance and review mechanisms.

Improve productivity through reusable methodologies and automation.

Ensure customer satisfaction and delivery quality.

Drive predictable project execution.

KPIs

Customer satisfaction score

On-time delivery

Defect leakage

Resource utilization

Repeat business

4. Talent Strategy & Organization Development

Build a strong DV talent pipeline.

Define hiring strategy and workforce planning.





Drive competency development and career progression.

Mentor senior technical leaders and architects.

Improve employee retention and engagement.

KPIs

Headcount growth

Attrition

Internal promotions

Training hours per employee

5. Solution & IP Development

Build reusable verification frameworks and accelerators.

Develop differentiated solutions for target markets.

Create offerings around:

SoC Verification

IP Verification

AMS Verification

Formal Verification

Emulation

KPIs

Reusable assets created

Productivity improvement

Solution-led wins

6. Industry Thought Leadership

Represent the company in semiconductor forums and conferences.

Publish technical papers and white papers.

Build partnerships with EDA vendors and ecosystem players.

KPIs

Conference presentations

White papers published

Strategic partnerships

Preferred Experience

18+ years in semiconductor industry.

8+ years leading large verification teams.

What you need:

- Proven leadership experience in building and scaling Design Verification organizations within a semiconductor services workplace.
- Strong business development, customer engagement, and practice management capabilities with ownership of revenue and profitability.
- Experience managing large global delivery teams and driving operational excellence.
- Demonstrated success in developing reusable IPs, accelerators, and differentiated verification solutions.
- Ability to build high-performing engineering teams and mentor senior technical leaders.
- Strong stakeholder management and executive communication skills.

Required Skills:

- Functional Verification
- SystemVerilog
- Universal Verification Methodology (UVM)
- Assertion-Based Verification (ABV)
- Coverage-Driven Verification
- SoC, Subsystem, and IP Verification
- Integration and Performance Verification
- Formal Verification
- Emulation
- FPGA Prototyping
- Portable Stimulus
- Low Power Verification (UPF)
- AMS and Mixed Signal Verification
- Real Number Modeling (RNM)
- Protocol Verification including PCIe, USB, Ethernet, DDR, MIPI, CXL, UCIe, and AMBA (AXI/AHB/APB)
- Practice P&L; Management
- Business Development and Customer Relationship Management
- Delivery Governance and Quality Management
- Talent Development and Organization Building

Desired Skills:

- Experience driving verification practice growth within a semiconductor services organization.
- Expertise in Automotive SoC Verification and AI SoC Verification.
- Experience developing reusable verification IPs, frameworks, and accelerators.
- Strong partnerships with EDA vendors and semiconductor ecosystem players.




- Experience presenting at industry conferences and publishing technical papers or white papers.
- Proven ability to build scalable engineering organizations of 500+ engineers.

Educational Qualification

B.E./B.Tech/M.E./M.Tech in Electronics, ECE, Electrical Engineering, or related disciplines.

Success Metrics for First 12 Months

Area

Target

Revenue Growth

25-40%

New Customers

3-5

Pipeline Creation

3X annual target

Delivery CSAT

>4.5/5

Headcount Growth

20-30%

New Offerings

3-5

Strategic Partnerships

2-3

What Good Looks Like After 1 Year

The DV Practice Head has:

A clearly differentiated verification practice.

Strong customer connect with top semiconductor companies such as AMD, Analog Devices, NVIDIA, Qualcomm and others.

A healthy talent pyramid.

Strong protocol and SoC verification capabilities.

Predictable revenue growth and delivery excellence.

A leadership bench capable of scaling the practice beyond 500+ engineers.

For UST specifically, I would recommend adding explicit ownership for AMS Verification, Formal Verification, Emulation, and Automotive/AI SoC verification, as these areas can become strong differentiators in the next 3-5 years.

What we believe :

We re proud to embrace the same values that have shaped UST since the beginning. Since day one, we ve been building enduring relationships and a culture of integrity. And today, its those same values that are inspiring us to encourage innovation from everyone, to champion diversity and inclusion and to place people at the centre of everything we do.

Humility:

We will listen, learn, be empathetic and help selflessly in our interactions with everyone.

Humanity:

Through business, we will better the lives of those less fortunate than ourselves.

Integrity:

We honour our commitments and act with responsibility in all our relationships.

Equal Employment Opportunity Statement

UST is an Equal Opportunity Employer. We believe that no one should be discriminated against because of their differences, such as age, disability, ethnicity, gender, gender identity and expression, religion, or sexual orientation.

All employment decisions shall be made without regard to age, race, creed, colour, religion, sex, national origin, ancestry, disability status, veteran status, sexual orientation, gender identity or expression, genetic information, marital status, citizenship status or any other basis as protected by federal, state, or local law.

UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.

To support and promote the values of UST.

Comply with all Company policies and procedures

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

📌 Delivery Manager II (Chennai)
🏢 UST
📍 Chennai

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: delivery manager ii (chennai) / chennai

Subscribe to this job alert:

Get the latest job offers by email for: delivery manager ii (chennai) / chennai