Job Summary
Floorplanning and power planning
Placement, CTS, routing, and physical verification
Timing closure and congestion optimization
IR drop, EM, and signal integrity analysis
ECO implementation and signoff closure
Coordinate with STA, DFT, RTL, and package teams
Key Responsibilities
ASIC backend flow understanding
STA concepts and timing analysis
Tools: ICC2, Innovus, PrimeTime, Tempus
Physical verification: DRC/LVS/ERC
Scripting: TCL/Python/Shell
Other Requirements
Certification In Advanced Physical Design Techniques Is Optional But Valuable.
Certification In Relevant Industry Standards (E.G., Ieee, Iso) Is A Plus.