Lead Engineer – IC Design (Hyderabad)

Lead Engineer – IC Design (Hyderabad)

09 Aug
|
Silicon Labs
|
Hyderabad

09 Aug

Silicon Labs

Hyderabad

Meet the team:
We are Silicon Labs. We are the leading provider of silicon, software and solutions for a smarter, more connected world. We hire the most creative talent in the world to solve the industry’s toughest problems, providing our customers with significant advantages in performance, energy savings, connectivity and design simplicity. Silicon Labs’ software and mixed signal engineering teams create solutions for customers in diverse markets including the Internet of Things, (IoT), internet infrastructure, TV tuners, as well as automotive and consumer radios. Our solutions are in products from the market leaders in home automation, electric vehicles, green technology, smart TVs and home voice control automation. We take pride in our products and in our people, and that’s one of the many reasons we continue to be awarded Most Respected Public Semiconductor Company by the Global Semiconductor Alliance.

About the role:
We are seeking a highly skilled Lead Design Engineer to join our Silicon Engineering Team in Hyderabad.



This role involves leading and hands on various stages of BE implementation flow including, but not limited to, Constraints management, Synthesis and Static Timing Analysis (STA). You will be responsible for constraints development, timing sign-off of high-performance SoCs and ASICs. You’ll work closely with cross-functional teams to ensure timing closure across various operating modes and process corners. Ideal candidate will have exposure to full gamut of BE cycle – synthesis, Place & route, Logic equivalence, UPF & low power checks, STA & PV Signoff and should aspire & be able to grow as BE lead taking care of full BE implementation cycle of our cutting-edge SoCs through advanced physical design methodologies. PPA optimization and Low power implementation methodologies exposure is a must.
Responsibilities:
Hands-on development, management and validation of timing constraints for RTL-to-GDSII flow in collaboration with Design & DFT teams
Ow

📌 Lead Engineer – IC Design (Hyderabad)
🏢 Silicon Labs
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: lead engineer – ic design (hyderabad) / hyderabad

Subscribe to this job alert:

Get the latest job offers by email for: lead engineer – ic design (hyderabad) / hyderabad