Job DescriptionIR/EM Low Power Design Engineer

NAbout Semifive

nFounded in Seoul in 2019, SEMIFIVE is basing its foundation on Korea's semiconductor design competency that was amassed for more than 20 years. With expertise spanning front-end to back-end design, SEMIFIVE has become the fastest growing silicon design company that offers the most comprehensive design solutions. SEMIFIVE's core business is its innovative SoC Platform that enables low-cost and high-efficiency SoC design, and also provides full turnkey silicon design services for global customers.

NAs the cost of developingan SoC and the demand for customized silicon continue to grow rapidly, SEMIFIVE's SoC Platform plays a critical role in turning innovative ideas into silicon. SEMIFIVE works closely with global technology leaders and is rapidly emerging as The Current Global Hub of Custom Silicon.

NSemifive India Design Centre, headquartered in Bangalore, is a rapidly growing capability centre responsible for delivering complex, multi-node SoC programs for global customers across the US, Europe, and Asia. The India team owns RTL-to-GDS execution, including physical implementation, timing, power, and signoff for turnkey silicon programs.

NJob Summary

nWe are seeking a highly skilled IR/EM Low Power Design Engineer responsible for analyzing, optimizing, and ensuring power integrity and electromigration reliability in advanced semiconductor designs. The candidate will work closely with physical design, power architecture, and sign-off teams to deliver robust, low-power, high-performance SoC/ASIC designs.

NExperience

n1-3 Years

NKey Responsibilities

nPower Integrity & Reliability

N

n
- Perform IR Drop (Static & Dynamic) analysis to ensure robust power delivery across the chip.
N




- Perform Electromigration (EM) analysis to verify current density reliability of power and signal routing.
N
- Identify power grid weaknesses and recommend design fixes to meet sign-off criteria.
N
- Develop mitigation strategies including power grid strengthening, decap insertion, and routing optimization.
N

nLow Power Design Implementation

N

n
- Collaborate with architecture and RTL teams to implement low-power techniques such as:
N
- Multi-voltage domain design
N
- Power gating
n
- Clock gating
N
- Dynamic voltage and frequency scaling (DVFS)
N
- Analyze power consumption and optimize switching activity.
N

nPhysical Design Collaboration

N

n
- Work closely withfloorplanning and place & route teams to:
N
- Optimize power grid architecture
N
- Define power strap requirements
N
- Guide placement constraints to improve power integrity
N
- Support ECOs to fix IR/EM violations.
N

nTool & Flow Development

N

n
- Develop and maintain automated scripts for IR/EM analysis and reporting.
N
- Support sign-off flows using industry-standard EDA tools.
N
- Drive methodology improvements for power integrity and reliability verification.
N

nQualifications

n

N
- Bachelor's or Master's degree in Electrical/Electronics/Computer Engineering or related field.
N
- Strong understanding of:
N
- VLSI Physical Design flow
N




- Power distribution networks
N
- Semiconductor reliability concepts
N
- Experience with industry-standard tools such as:
N
- Ansys RedHawk / Totem
N
- Cadence Voltus
n
- Synopsys PrimePower / PrimeRail / ICC2
N
- Knowledge of standard cell libraries and advanced process nodes.
N

nPreferred Skills

N

n
- Experience with advanced technology nodes (≤ 7nm preferred).
N
- Strong scripting skills(Python, Tcl, or Perl).
N
- Understanding of package and bump-level power integrity.
N
- Familiarity with thermal analysis and coupling effects.
N
- Ability to debug complex power-related silicon issues.
N

nSoft Skills

n

N
- Strong analytical and problem-solving abilities.
N
- Effective communicationand cross-team collaboration skills.
N
- Ability to work in fast-paced SoC development environments.
N

nTypical Deliverables

N

n
- IR/EM sign-off reports
N
- Power grid design recommendations
N
- Low power optimization strategies
N
- Design closure support documentation
N

nWhy Join Us?

nAt Semifive, the SoC PnR Lead plays a pivotal role in delivering first-time-right silicon. Unlike traditional large semiconductor companies where physical design roles can be narrowly scoped, Semifive offers broad ownership and real technical influence across the entire RTL-to-GDS flow.

NYou will work on multiplecutting-edge SoCs, partner with world-class teams across geographies, and help shape the physical design methodologies of a rapidly growing global organization.

NThis role offers the opportunity to define how complex silicon is physically realized at Semifive, while mentoring the next generation of physical design leaders.

📌 Ir/Em Low Power Design Engineer (Bengaluru)
🏢 SEMIFIVE
📍 Bengaluru