Memory Layout Design Engineer (Bengaluru)

Memory Layout Design Engineer (Bengaluru)

10 Aug
|
UANDWE
|
Bengaluru

10 Aug

UANDWE

Bengaluru

Location: Bangalore, India

Job Responsibilities:

- Layout Design of SRAM/CAM/RF compiler memories in 5/3FF technology.

- Development of key building blocks of memory architecture such as Row Decoder, IO, Control.

- Skilled in pitched layout concepts, floor planning for Placement, Power and Global Routing.

- Compiler level integration, verification of Compiler/Custom memories.

Skills:

- Well experienced in using industry standard EDA tools like Cadence Virtuoso, Mentor Graphics Caliber etc.

- Good problem solving and logical reasoning skills.

- Positive communication skills required.

📌 Memory Layout Design Engineer (Bengaluru)
🏢 UANDWE
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: memory layout design engineer (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: memory layout design engineer (bengaluru) / bengaluru