Robust ASIC RTL design (Verilog/SystemVerilog), CDC, Lint
Experience in micro-architecture, integration, and debugging
Exposure to synthesis, timing, and low-power design
Team leadership and cross-functional collaboration skills.
Reach -(phone hidden)