PMTS - Design Verification Engineer: SOC Focused (Bangalore Metropolitan Area)

PMTS - Design Verification Engineer: SOC Focused (Bangalore Metropolitan Area)

12 Aug
|
Tsavorite Scalable Intelligence
|
Bangalore Metropolitan Area

12 Aug

Tsavorite Scalable Intelligence

Bangalore Metropolitan Area

SMTS -Design Verification Engineer : SOC Focused [Experience Level 14+]

Bangalore

Founded in 2023,by Industry veterans HQ in California,US

Location: Greater Bengaluru Area

Company Description

We are looking for exceptional talent and leadership to join , the world’s first company developing Agentic Silicon for powering the future of AI.

Founded in 2023, our team consists of 90+ highly skilled engineers from leading companies such as Intel, Marvell, Nvidia, Qualcomm, Cisco, AMD, Apple etc. We have deep customer engagements across America, Europe, and Asia, and demonstrated functional prototypes to prove our concept and vision.Principal Design Verification Engineer : SOC Focused

We are seeking a SoC Verification Engineer to work on end-to-end data-path verification for high-performance ARM-based SoCs. This role focuses on validating correctness, coherency, performance, and scalability of data movement across PCIe and CXL fabrics, from IP blocks through interconnect to CPUs and memory, at chip and multi-chip system levels. This is full-chip, cross-IP, real-silicon mindset verification.





Key Responsibilities

- Validate PCIe/CXL Data path at full chip and multichip level.
- Validate CXL data flows, Host–device coherency interactions
- Execute SoC-level DV plan s for flows pertaining to PCIe / CXL
- Implement:
- UVM-based system tests including mid-transaction reset, contention scenario
- Scoreboards and data integrity checks under high throughput, concurrent traffic
- Debug complex failures using:
- Waveforms
- Transaction traces
- Firmware interaction
- Collaborate with RTL, architecture, and firmware teams

Required Skills & Experience

- Solid knowledge of:
- PCIe protocol (transaction & data path focus)
- CXL (io/cache/mem)
- Proficiency in:
- SystemVerilog / UVM
- Transaction-level verification

Preferred Qualifications

- Multi-chip / chiplet system experience
- Exposure to real workloads (storage, networking, AI accelerators)

Contact:

Uday

Mulya Technologies [email protected]

"Mining The Knowledge Community"

📌 PMTS - Design Verification Engineer: SOC Focused (Bangalore Metropolitan Area)
🏢 Tsavorite Scalable Intelligence
📍 Bangalore Metropolitan Area

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: pmts - design verification engineer: soc focused (bangalore metropolitan area) / bangalore metropolitan area

Subscribe to this job alert:

Get the latest job offers by email for: pmts - design verification engineer: soc focused (bangalore metropolitan area) / bangalore metropolitan area