RTL Design Engineer (Vasanthanagar)

RTL Design Engineer (Vasanthanagar)

12 Aug
|
ACL Digital
|
Vasanthanagar

12 Aug

ACL Digital

Vasanthanagar

Job Description Job Title: RTL Design Engineers
Exp Level: 5+ yrs
Loctaion: Hyderabad/Bangalore
Job Description:
• RTL coding knowledge
• Top-level (SOC) level basic industry standard Arch knowledge
• SoC & IP level Integration knowledge
• IPXACT knowledge
• IORING and Phys & GPIOs basic functionality
• Design Partitioning(Tilification) knowledge
• Design RTL quality checks:
- Clock domain crossing(CDC)
- Reset domain crossing(RDC)
- LINT
- VSI
- UPF knowledge
- LEC(Logic equivalence check)
- Timing concepts & SDC knowledge

• Tools knowledge:
- Vc_static or equivalent other tools(VSI)
- VC_spyglass LINT, CDC and RDC
- 0in
- Formality and conformal LEC tool

• Design and scripting languages:
- Verilog and SV
- Perl
- Python
- TCL

📌 RTL Design Engineer (Vasanthanagar)
🏢 ACL Digital
📍 Vasanthanagar

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: rtl design engineer (vasanthanagar) / vasanthanagar

Subscribe to this job alert:

Get the latest job offers by email for: rtl design engineer (vasanthanagar) / vasanthanagar