6 to 9 Years of experience in Synthesis, Constraints and interface timing Challenges. Solid Domain Knowledge on RTL Design, implementation, and Timing analysis.
Experience with RTL coding using Verilog/VHDL/System Verilog.
Experience in micro-architecture & designing cores and ASICs.
Exposure in scripting (Pearl/Python/TCL).
Strong debugging capabilities at Synthesis, timing analysis & implementation
Collaborate closely with cross-function team to research, design and implement performance, constraints and power management strategy for product roadmap.
ACL Digital, part of the ALTEN Group, is a trusted AI-led, Digital & Systems Engineering Partner driving innovation by designing and building intelligent systems across the full technology stack — from chip to cloud. By integrating AI and data-powered solutions, we help enterprises accelerate digital transformation, optimize operations, and achieve scalable business outcomes.
📌 Lead Engineer, Products (Chennai)
🏢 ACL Digital
📍 Chennai
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.