Lead - Formal Verification Engineer (Bengaluru)

Lead - Formal Verification Engineer (Bengaluru)

13 Aug
|
Tata Consultancy Services
|
Bengaluru

13 Aug

Tata Consultancy Services

Bengaluru

Define formal verification strategy and signoff methodology for SoCs
Own SoC-level LEC signoff from RTL to final netlist
Resolve complex, late-stage equivalence failures across hierarchies and power domains
Drive best practices, reusable FV flows, and signoff checklists
Mentor formal verification engineers and review signoff quality
Interface with customers, internal signoff teams, and EDA vendors

Tools & Skills
Formal Verification: Synopsys Formality, Cadence Conformal (LEC / Low Power)
HDL: Verilog, SystemVerilog
Low Power: UPF-aware formal verification
DFT Awareness: Scan logic, clock-gating, test logic
Understanding of synthesis, STA, and physical transformations
Scripting: Tcl (mandatory), Shell / Python (preferred)

📌 Lead - Formal Verification Engineer (Bengaluru)
🏢 Tata Consultancy Services
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: lead - formal verification engineer (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: lead - formal verification engineer (bengaluru) / bengaluru