Turing-Design Verification Sr Lead Engineer (Bengaluru)

Turing-Design Verification Sr Lead Engineer (Bengaluru)

13 Aug
|
Qualcomm
|
Bengaluru

13 Aug

Qualcomm

Bengaluru

Company:
Qualcomm India Private Limited
Job Area:
Engineering Group, Engineering Group > Hardware Engineering
General Summary:
About the Role
We are looking for a skilled and motivated DV Engineer to join our subsystem verification team. In this role, you will be responsible for the functional verification of complex IPs and subsystems that form the building blocks of our next-generation SoCs. You will work closely with design, architecture, and SoC integration teams to define verification strategies, build robust testbenches, and drive coverage closure to deliver high-quality silicon.
Minimum Qualifications:
• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering,



or related field and 1+ year of Hardware Engineering or related work experience.
Key Responsibilities
Own and drive functional verification of IPs and subsystems from planning through sign-off.
Develop verification plans, testbench architecture, and test cases based on design and architecture specifications.
Build and enhance reusable, scalable verification environments using System Verilog and UVM.
Develop and maintain constrained-random and directed test scenarios, assertions, and functional coverage models.
Drive coverage closure (code + functional) and debug failures using waveform/log analysis.
Collaborate with design, architecture, and SoC integration teams to resolve issues and ensure verification completeness.
Contribute to regression setup, triage, and maintenance to ensure verification quality and throughput.
Support IP-to-subsystem-to-SoC integration and reuse of verification collateral across levels.
Required Qualifications
4–6 years of

📌 Turing-Design Verification Sr Lead Engineer (Bengaluru)
🏢 Qualcomm
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: turing-design verification sr lead engineer (bengaluru) / bengaluru