At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
3++ Year ASIC Design / Verification experience. Required Expertise in PCIe / Storage (ONFI, XSPI, SD/eMMC) Design and Verification domain. Good debug skills and valuable communication skills.
We’re doing work that matters. Help us solve what others can’t.
📌 Lead Design Engineer (Pune Division)
🏢 Cadence
📍 Pune Division
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.