We are seeking a highly experienced Memory Layout Architect with 8-12 years of experience to lead and innovate in the design of cutting-edge memory solutions for advanced integrated circuits (ICs). You will be a visionary leader who sets the technical direction for memory layout, pushing the boundaries of performance, power efficiency, and area optimization for next-generation products.
Key Responsibilities
Responsibilities
Lead and define the overall memory layout strategy for complex IC projects.
Architect and design high-performance, high-density memory blocks, including:
Leading-edge SRAM and DRAM architectures
Specialty memory solutions (e.g., eMRAM)
Collaborate with design, logic, verification, and architecture teams to define memory specifications and ensure seamless integration.
Mentor and guide junior engineers, fostering a culture of technical excellence.
Stay at the forefront of memory design trends and technologies, actively researching and evaluating emerging solutions.
Skill Requirements
Develop and implement creative layout techniques for ultra-low power, high-speed memory designs for advanced technology nodes (e.g., sub-7nm FinFET, GAAFET).
Champion Design for Manufacturability (DFM) and Design for Yield (DFY) principles across the entire memory design flow.
Oversee comprehensive physical verification using industry-leading tools (DRC, LVS, Calibre) and establish robust verification methodologies.
Drive automation efforts through scripting (PERL, Shell, TCL, Skill) to optimize layout tasks and improve design efficiency.
Manage and prioritize multiple complex memory design projects, meeting aggressive deadlines while maintaining the highest quality standards.
Other Requirements
Qualifications
Master's degree in Electrical Engineering, Computer Engineering, or a related field (preferred)
8-12 years of experience in leading memory layout design for advanced ICs