Job Description
- B.Tech or M.Tech in Computerss/Electronics/Electrical Engineering with minimum of 4 years of robust, hands on block/sub HM level Timing closure or chip top level timing closure.
- Should have experience in 28nm below technologies experience in 10nm below is an added advantage
- Should be open to work from Hyderabad or Bangalore.
Skills Required
- Netlist and constraint sign in checks and validation.
- Prime time constraint development at full chip level and clean up.
- Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.
- Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and timing level changes Scripting experience in Perl/TCL.
- Excellent debugging skills in implementation issues and ability to come up with creative solutions .
- Technologies from 28nm and below.
📌 STA Engineer (Bengaluru)
🏢 Fiveforce Techno Solutions
📍 Bengaluru
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.