Principal Physical verification Engineer (Bengaluru)

Principal Physical verification Engineer (Bengaluru)

13 Aug
|
Analog Devices
|
Bengaluru

13 Aug

Analog Devices

Bengaluru

About Analog Devices
Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

Role
We are seeking a Principal Physical Verification Engineer to own full-chip signoff for advanced SoC/ASIC designs, with end-to-end responsibility from block-level checks to final tape-out. You will lead methodologies and execution for DRC, LVS, PERC and related reliability checks, Floor-planning by working closely with Place-n-route, analog/mixed-signal, timing analysis and CAD teams to ensure first-time-right silicon.
Key Responsibilities
- Own full-chip and block-level physical verification signoff,



including DRC, LVS, ERC, PERC and antenna/ESD checks for multiple complex SoCs.
- Drive tape-out readiness: manage PV schedules, track violations, converge to zero/signoff-acceptable errors, and deliver clean GDS.
- Develop, maintain, and optimize PV flows and scripts (e.g., Calibre, ICV) for performance, robustness, and ease of use.
- Define and enhance PERC and reliability rule checks (ESD, EOS, EM-related constraints, point-to-point resistance, high current-density paths) in collaboration with reliability, I/O, and analog teams.
- Own the floorplanning and power grid planning to minimize PV iterations and avoid late-stage violations.
- Own debugging of complex DRC/LVS/PERC violations, including corner-case connectivity, device recognition, FinFET-specific rules - restrictive spacing, coloring, cut-mask and EUV/multi-patterning constraints
- Partner with CAD teams to validate and qual

📌 Principal Physical verification Engineer (Bengaluru)
🏢 Analog Devices
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: principal physical verification engineer (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: principal physical verification engineer (bengaluru) / bengaluru