15 Aug
|
Quest Global
|
Hyderabad
15 Aug
Quest Global
Hyderabad
Job Requirements
Senior Lead RTL Engineer
Design and develop RTL (Verilog/SystemVerilog) for ASIC/SoC
Own module-level architecture and micro-architecture definition
Work closely with verification, synthesis, and physical design teams
Drive RTL quality: lint, CDC, synthesis readiness
Support integration and debug of complex SoC designs
Mentor junior engineers and guide technical decisions
Collaborate with global teams (India/Japan)
Work Experience
Solid RTL design (Verilog/SystemVerilog)
Good understanding of SoC architecture
Experience with synthesis, timing basics (STA awareness)
Debug and problem-solving skills
Knowledge of low-power / DFT / CDC is a plus
📌 Senior Lead Engineer (Hyderabad)
🏢 Quest Global
📍 Hyderabad