EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.
We are seeking a high-caliber Principal
Physical Design Engineer
with a specialized mastery of
Floorplanning
design. You won’t just be pushing buttons; you will be the architectural bridge between RTL/Systems and the final GDSII.
This role requires a visionary who understands how a single floorplan decision ripples through the entire PPA (Power, Performance, Area) spectrum.
As a technical lead, you will own the chip-top floorplan for complex, large-scale SoCs or Sub-chips, driving strategies that balance aggressive performance targets with robust power integrity.
Key Responsibilities
- Architectural Floorplanning:
Lead chip-level floorplanning, including macro placement, pin assignment, and partition definition for multi-million gate designs.
- Cross-Functional PPA Trade-offs:
Collaborate directly with RTL and Architecture teams. You will use "Design Thinking" to influence the micro-architecture, suggesting changes to bus widths, pipeline stages, or memory configurations to optimize physical outcomes.
- Methodology Development:
Establish best practices and automated flows for floorplanning to be used by the wider implementation team.
Technical Re
📌 Principal Physical Design Floorplan Engineer (Bangalore Metropolitan Area)
🏢 EnCharge AI
📍 Bangalore Metropolitan Area
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.