16 Aug
|
Coders Brain Technology
|
Pune
16 Aug
Coders Brain Technology
Pune
Location : Bangalore
SOC Physical design : 4 – 15 years
Location: Bangalore
Skills:
Soc level floorplanning, partitioning, timing budget generations, power planning, SOC PnR, CTS, block integration
Handling timing closure of high frequency blocks.
Expertise in signoff closure – Timing with SI and OCV, Power, IR and physical verification at both block and chip level.
Understanding constraints and fixing techniques.
Experience in physical verification
Understanding SI prevention, fixing methodology and implementation.
Proficient in Synopsys ICC or Cadence or Mentor Olympus and Atoptech tool set.
Experience in Design Automation and UNIX system.
Experience in Tcl/ PERL is a plus.
Primary Skills:
Able to handle Soc PNR activities , SOC timing closure and SOC physical verification
Secondary Skills:
Able to handle SOC Synthesis, SOC IR drop, SOC Lec, SOC CLP
📌 SOC Physical design_Rakesh_Capgemini (Pune)
🏢 Coders Brain Technology
📍 Pune