DFT Engineer (Bengaluru)

DFT Engineer (Bengaluru)

16 Aug
|
Spatial Alphabet
|
Bengaluru

16 Aug

Spatial Alphabet

Bengaluru

Job Summary

We are looking for experienced DFT Engineers with strong expertise in MBIST (Memory Built-In Self-Test), Scan DFT, and Tessent DFT flows for complex ASIC/SoC designs. The ideal candidate should have hands-on experience in DFT architecture, scan and MBIST insertion, ATPG, timing closure, IJTAG, and post-silicon validation.

You will collaborate with Design, Physical Design, STA, and Validation teams to deliver high-quality, testable silicon while ensuring robust DFT implementation and sign off.

Key Responsibilities
- Implement and validate Top-Level and Block-Level DFT architectures for ASIC/SoC designs.
- Execute Flat and Hierarchical DFT insertion methodologies.
- Perform Scan insertion, MBIST insertion, ATPG pattern generation, and verification at full-chip level.
- Develop and validate DFT constraints to achieve timing closure in DFT modes.
- Analyze and resolve timing issues related to scan shift, capture, and MBIST operations.
- Work with IJTAG (IEEE 1687), JTAG (IEEE 1149), TAP, ICL, and PDL for DFT implementation and debug.




- Generate and optimize STIL test patterns for improved test coverage, throughput, and reduced test time.
- Support RTL analysis, logic synthesis, physical design, STA, Formality, and simulation activities from a DFT perspective.
- Debug DFT issues during Pre-Silicon and post-silicon validation.
- Collaborate with cross-functional teams including Design, Physical Design, STA, Validation, and Product Engineering.
- Mentor junior engineers and contribute to technical reviews and knowledge-sharing sessions.

Required Skills
- 5–10 years of experience in ASIC/SoC DFT implementation.
- Strong expertise in MBIST methodologies and implementation.
- Experience in Top-Level and Block-Level DFT.
- Hands-on experience with Flat and Hierarchical DFT insertion flows.
- Experience in Scan insertion, MBIST insertion, ATPG pattern generation, and verification.
- Valuable understanding of Memory fault models and memory test algorithms.
- Expertis

📌 DFT Engineer (Bengaluru)
🏢 Spatial Alphabet
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: dft engineer (bengaluru) / bengaluru