Design For Test Dft Engineer Hyderabad

Design For Test Dft Engineer Hyderabad

17 Aug
|
Weekday (YC W21)
|
Hyderabad

17 Aug

Weekday (YC W21)

Hyderabad

This role is for one of our clients
Industry: Information Technology & Services

Seniority level: Mid-Senior level

Min Experience: 5+ years

Location: Bengaluru, Telangana, Hyderabad, Telangana, India, Karnataka

JobType: full time

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

We are seeking an experienced
DFT Engineer
with
5–20 years of industry experience
to drive the design-for-test strategy and implementation for complex ASIC/SoC designs. The ideal candidate will have robust hands-on expertise in
ATPG and Scan
, with a solid understanding of test architecture, fault coverage, test pattern generation,



and DFT verification.

You will work closely with RTL, Physical Design, Verification, and Product Engineering teams to develop robust, production-ready test solutions while ensuring high test coverage, quality, and manufacturability.

Requirements
Key Responsibilities
Define and implement DFT architectures for complex ASIC/SoC designs
Develop and integrate Scan-based DFT structures across blocks and top-level designs
Develop, run, and debug ATPG flows for stuck-at, transition, and other relevant fault models
Analyze ATPG coverage, fault reports, pattern quality, and test compression results
Debug ATPG failures and identify design, constraint, or test-logic issues
Work with RTL and design teams to resolve DFT-related implementation and verification issues
Perform DFT rule checks and ensure test structures meet project requirements
Support scan insertion, scan-chain verification, chain balancing, and sca

📌 Design For Test Dft Engineer Hyderabad
🏢 Weekday (YC W21)
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: design for test dft engineer hyderabad / hyderabad