Silicon Engineering / 3-10 Years

Design for Test (DFT)

Role: Design for Test (DFT) Experience: 3 10 Years

Locations: Bangalore / Hyderabad / Ahmedabad

:

We are seeking motivated Design for Test (DFT) professionals to join our growing team. Whether you are a hands-on technical lead or an industry veteran with architectural expertise, we offer roles that will challenge and grow your skills in advanced silicon testing. You will be responsible for the end-to-end DFT ow, from RTL to nal pattern delivery, across complex IP, subsystem, and SOC designs.

Core Responsibilities:

- End-to-end ownership of the DFT implementation ow from RTL to nal pattern sign-off.
- Scan architecture denition and implementation at RTL and gate level, including EDT and OCC.
- Execution of block-level ATPG, DRC analysis, and coverage optimization.
- Handling of pattern simulations, including both timing and non-timing simulations.
- SOC-level integration, including pattern retargeting to subsystem and full-chip levels.
- Integration, simulation, and debug of MBIST, IJTAG, and Boundary Scan (JTAG).
- Independent debugging of DFT simulations and netlist-related issues.
- Close collaboration with design, verication, and physical design teams to ensure DFT readiness.
- Ownership of DFT sign-off activities and deliverables.

Key Responsibilities:





- Develop and implement robust DFT architectures for IP, subsystem, and SOC designs.
- Perform scan insertion, ATPG generation, and pattern validation at block and top levels.
- Analyze and resolve coverage, DRC, and simulation failures to meet quality targets.
- Dene and execute DFT strategies aligned with project requirements and schedules.
- Support pre-silicon and post-silicon test requirements.
- Serve as the DFT point of contact for assigned projects, responsible for verication and test readiness sign-off.

Technical Requirements: Must-Have Skills:

- Robust experience in netlist handling and ATPG simulations.
- Proven expertise in block-level and SOC-level pattern retargeting and debug.
- In-depth understanding of ICL and PDL standards.
- Hands-on experience with at least one major DFT tool suite:
- Siemens Tessent
- Synopsys TestMAX / TetraMAX

- Cadence Modus Preferred Advanced Skills:
- Experience with Streaming Scan Network (SSN).
- Knowledge of Analog and Mixed-Signal DFT methodologies.
- Prociency with SpyGlass for DFT linting and early-stage analysis.
- Exposure to RTL-level DFT insertion and validation.
- Strong scripting skills (TCL, Python, Perl) for automation.

To apply please send resumes to HR Manager, 2025 Gateway Place, Suite 435, San Jose, CA 95110 or email:

📌 Design For Test (DFT) Professional (Ahmedabad)
🏢 Eximietas Design
📍 Ahmedabad