SOC Design Implementation (Hyderabad)

SOC Design Implementation (Hyderabad)

21 Aug
|
Qualcomm
|
Hyderabad

21 Aug

Qualcomm

Hyderabad

For Design Implemenation:

RTL Synthesis to achieve the best Performance/Power/Area of the designs

DFT insertions that include MBIST and SCAN, setup Timing Constraints for functional and Test Modes, and Validation.

Run static Low-Power checks on gate level netlists

Verify Logic Equivalency Checks between RTL to Gates and Gates to Gates

Setup signoff Static Timing Analysis and ECO flows and achieve timing closure working with the Design/DFT/PD teams

Timing analysis with sta tools

Constraints debug and sanity checks

📌 SOC Design Implementation (Hyderabad)
🏢 Qualcomm
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: soc design implementation (hyderabad) / hyderabad

Subscribe to this job alert:

Get the latest job offers by email for: soc design implementation (hyderabad) / hyderabad