Skill set:
Strong knowledge in SV/UVM
Quick Leaner
Capable of creating test plan.
Capable of creating test bench workplace from scratch.
Capable of creating sequence as per requirement.
Capable of creating assertion & functional coverage.
Robust knowledge of APB / I2C / I3C Protocol.
Job Description :
We are looking for a motivated Verification Engineer with a solid understanding of System Verilog (SV) and UVM methodologies. This is an excellent opportunity for a quick learner who is passionate about creating test plans and building testbench environments from scratch. You will work closely with our team to verify and validate digital designs, ensuring they meet the required functionality and performance standards.