- Lead verification strategy for complex SoC/IP blocks
- Own verification planning, coverage closure, and sign-off
- Mentor DV sub-leads and team members
- Develop UVM-based testbenches and reusable VIPs
- Drive bug triage and cross-functional collaboration with RTL teams