Principal Engineer (Hyderabad)

Principal Engineer (Hyderabad)

29 Aug
|
Cadence Design Systems (India
|
Hyderabad

29 Aug

Cadence Design Systems (India

Hyderabad

We are looking for an experienced Analog/Mixed-Signal Design Engineer with robust expertise in clocking and bias circuits for high-speed SerDes. The candidate will be responsible for designing, optimizing, and validating clock generation, clock distribution, bias/reference, and related analog circuits for advanced-node high-speed SerDes products.
Key Responsibilities
Design and develop high-speed clocking and bias circuits for SerDes PHYs.
Design and optimize PLL/DLL, CDR, clock generation, clock distribution, dividers, buffers, and related circuits.
Develop robust bias generation, current/voltage references, bias distribution, and startup circuits.
Analyze and optimize phase noise, jitter, duty cycle, skew, clock accuracy, and power consumption.
Perform detailed PVT, Monte Carlo, mismatch, corner, and reliability analysis.
Drive circuit design to meet performance, power, area, and jitter specifications.
Work closely with TX/RX, analog, digital, layout, modeling, and system teams to achieve end-to-end SerDes performance.
Perform pre-layout and post-layout simulations,



including parasitic extraction and signoff.
Debug circuit issues related to noise coupling, supply sensitivity, substrate coupling, IR drop, and process variation.
Support silicon bring-up, characterization, and post-silicon debug.
Contribute to circuit architecture, design reviews, methodology improvements, and technical documentation.
Mentor junior engineers and provide technical leadership for clocking and bias blocks.
Required Qualifications
8+ years of hands-on experience in Analog/Mixed-Signal IC Design.
Strong experience with high-speed SerDes clocking architectures.
Expertise in one or more of:
PLL / CDR / DLL
LC/VCO or Ring VCO
Charge Pump and Loop Filter
Frequency Divider / Clock Divider
High-speed clock buffers and clock distribution
Bias generation and reference circuits
Bandgap/current reference circuits
Low-jitter clock generation
Strong understanding of jitter, phase noise, loop dynamics

📌 Principal Engineer (Hyderabad)
🏢 Cadence Design Systems (India
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: principal engineer (hyderabad) / hyderabad

Subscribe to this job alert:

Get the latest job offers by email for: principal engineer (hyderabad) / hyderabad