STA Engineer ASIC Full Chip Timing Analysis (Bengaluru)

STA Engineer ASIC Full Chip Timing Analysis (Bengaluru)

29 Aug
|
Agile Ventures
|
Bengaluru

29 Aug

Agile Ventures

Bengaluru

HBM Blocks

Operational-based clock creation.

Experience required in deep timing analysis.

Tools: PrimeTime, virtuse symatic

Develop timing constraints and perform Static Timing Analysis (STA).

Schematic Tracing

Full Chip Timing Analysis

Hands-on experience in full-chip level timing analysis.

ASIC Background

Strong ASIC design/verification background preferred.

Valuable to have: Experience with Virtuoso Schematic tracing.

Experience

Strong profile with 4+ yrs' experience.

Minimum experience: 4 years.

Qualification

B.E. / M.Tech

📌 STA Engineer ASIC Full Chip Timing Analysis (Bengaluru)
🏢 Agile Ventures
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: sta engineer asic full chip timing analysis (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: sta engineer asic full chip timing analysis (bengaluru) / bengaluru