Job Description
Key Responsibilities:
n
- n
- Strong experience in CPU Core RTL Design: Single-thread / Multi-thread, In-order / Limited Out-of-Order pipelinesn
- Must have completed at least one full CPU core development cyclen
- Experience in real-time/high-performance cores (e.g., ARM Cortex-R52 or equivalent)n
- Hands-on in RTL coding (Verilog/SystemVerilog), Timing analysis & closure, Power analysis & optimizationn
- Positive understanding of: CPU pipeline and Performance, PPA trade-offsn
- Ability to debug and fix timing/power issues and collaborate with PD/Verification teamsn
n
n
nInterested can share cv to
[email protected]
📌 CPU-RTL design Engineer (Bengaluru Urban)
🏢 smartsoc solutions
📍 Bengaluru Urban