Job Description

n
- Experience : 3 to 8 years
n
- Location : Hyderabad/Noida
n

n

Role and Responsibilities:

n n
- Responsible for Memory Compiler layout development and verification.·
n
- Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·
n
- Perform layout verification like LVS/ DRC/ Latchup, quality check and documentation.· Responsible for on-time delivery of block-level layouts with acceptable quality.· Demonstrate leadership Skill in planning, area/time estimation, scheduling, delegation and execution to meet project schedule/milestones in multiple project environment.·
n
- Guide junior team-members in their execution of Sub block-level layouts & review their work.·
n
- Contribute to effective project-management.·
n
- Effectively communicate with engineering teams in the India & Korea teams to assure the success of the layout project.
n
n

n

Qualification/ Requirements:

n

n

n
- Should be well familiar with various levels of memory layouts from custom memory bits, leaf cells, control blocks, Read-Write, Sense Amplifiers, decoders.·
n
- Should have expertise in floor planning, power planning, block area estimation of memory designs or compliers.·
n




- Should be able to perform leaf cell layout development and physical verification.·
n
- Should have adequate knowledge of schematics, interface with circuit designer and CAD and process development team.·
n
- Valuable understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.·
n
- Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,· Excellent in problem-solving skills in solving area, power, performance and physical verification of custom layout.·
n
- Experience with Cadence tools including Virtuoso schematic editor Virtuoso layout L, XL & Verification tools like Mentor Calibre- Proficient in Device Matching, Parasitic Analysis, Electron Migration, and Isolation Techniques.·
n
- Should have leadership qualities and able to do multi-tasking as required.·
n
- Should be able to work in a team environment and able to guide and provide technical support to the fellow team members.·
n

n

n

n
- Self-motivated, hardworking, goal-oriented and excellent verbal and written communication skills.
n
- Knowledge of Skill coding and layout automation is a plus.
n

n

n

📌 Memory Layout Engineer (Noida)
🏢 ACL Digital
📍 Noida