Job Description Job Description – Senior FPGA Engineer (2–8 Years Experience)
n Location: Bengaluru, Karnataka
n Experience: 2–8 Years
n Employment Type: Full time
n
n
n Key Responsibilities
n
n
- n
- Design, develop, and implement FPGA-based solutions for RF, DRFM, and high-speed digital systems.n
- Develop RTL using Verilog/VHDL and perform FPGA verification.n
- Execute the complete FPGA development flow including:n
- RTL Designn
- IP Integrationn
- Simulationn
- Synthesisn
- Place & Routen
- Timing Closuren
- Bitstream Generationn
- Hardware Bring-up and Debuggingn
- Integrate and customize vendor IPs including DDR, Ethernet, PCIe, SPI, I2C, UART, PLL, and SerDes.n
- Perform FPGA simulation and debugging using QuestaSim/ModelSim or equivalent tools.n
- Collaborate with RF, Embedded, Hardware, and System Engineering teams during product development.n
- Support board bring-up,hardware validation, and system integration activities.n
- Develop and maintainFPGA design documentation and technical reports.n
- Participate in design reviews,



technicaldiscussions, and architecture planning.n
- Optimize FPGA resource utilization, timing performance, and power consumption.n

n
n Required Skills
n
n
- n
- B.E./B.Tech/M.Tech in Electronics, ECE, EEE, or a related discipline.n
- 3–5 years of hands-onFPGA development experience.n

n
n
- n
- Strong experience with:n
- Xilinx Vivadon
- Intel Quartus Primen
- Proficiency in Verilog and/or VHDL.n
- Strong understanding of FPGA implementation flow.n
- Experience with FPGA timing constraints and timing closure techniques.n
- Experience integrating vendor IPs and high-speed interfaces.n
- Knowledge of DDR, PCIe, Ethernet, SPI, I2C, UART, and high-speed serial communication.n
- Experience with board-level debuggingand hardware validation.n
- Good understanding of digital design principles and signal processingconcepts.n

n
n Preferred Qualifications
n
n
- n
- Experience in Defence, Ele

📌 Field-Programmable Gate Arrays Engineer (Bengaluru)
🏢 Xeedo Technologies
📍 Bengaluru