Senior Engineer (Hyderabad)

Senior Engineer (Hyderabad)

02 Sep
|
Cyient
|
Hyderabad

02 Sep

Cyient

Hyderabad

3. DV:
Key Responsibilities
IP Verification
Develop comprehensive verification plans based on design specifications and architecture documents.
Verify complex Digital IPs and Subsystems at block and subsystem levels.
Create reusable and scalable verification environments using UVM methodology.
Develop test plans, test cases, checkers, scoreboards, assertions, and coverage models.
Ensure thorough functional coverage and closure.
Testbench Development
Develop UVM-based verification components including:
Drivers
Monitors
Agents
Sequencers
Scoreboards
Reference Models
Create constrained-random and directed test scenarios.
Improve verification productivity through reusable VIPs and automation.
Protocol Verification
Verify industry-standard protocols such as:
PCIe Gen4/Gen5/Gen6
DDR4/DDR5
LPDDR4/LPDDR5
USB 2.0/3.x
Ethernet
MIPI CSI/DSI
AXI/AHB/APB
UCIe
CXL
NoC & Interconnect Protocols
Debug & Analysis
Debug simulation failures and identify RTL issues.
Analyze waveform dumps and protocol transactions.
Collaborate with RTL, Architecture, Physical Design, DFT,



and Firmware teams to resolve functional bugs.
Support pre-silicon verification and post-silicon validation activities.
Coverage Closure
Drive:
Functional Coverage
Code Coverage
Assertion Coverage
Branch Coverage
Toggle Coverage
Analyze coverage gaps and develop closure strategies.
Formal Verification (Preferred)
Develop and execute formal verification plans.
Create SystemVerilog Assertions (SVA).
Verify protocol compliance and critical design properties using formal tools.
Required Technical Skills
Verification Methodologies
SystemVerilog
UVM (Universal Verification Methodology)
OVM/VMM (Good to Have)
Assertions (SVA)
Coverage-Driven Verification
Constrained Random Verification
Verification Expertise
Robust experience in:
✅ IP Verification
✅ Subsystem Verification
✅ Functional Verification
✅ Verification Planning
✅ Coverage Closure
✅ Debugging & Root Cause Analysis
✅ Assertion-Based Verification
✅ Regression Managemen

📌 Senior Engineer (Hyderabad)
🏢 Cyient
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior engineer (hyderabad) / hyderabad