At 7Rays Semiconductors ( , we provide end-to-end VLSI design solutions to help our clients achieve execution excellence. Our team of experts specializes in architecture, RTL design, verification, validation, physical design, implementation, and post-silicon validation using the latest technologies and methodologies
n
n
We work closely with our clients, building effective partnerships to deliver high-quality solutions tailored to their needs. With a proven track record of successful projects, we are committed to excellence and innovation in semiconductor design.
n
n
Job: STA/Synthesis Engineer
n
Location- Bangalore and Noida
n
n
6+ years experience in STA/Synthesis
n
Hand-on Experience and Comprehensive knowledge of Synthesis and Static Timing Analysis.
n
Synthesis Quality with FE Inputs, LEC setting, UPF Cleanup, Generic Partition level UPF ? and VCLP Signoff.
n
USER mode SDC (will have generic dft constraints), Generic DFT SDC, GCA,
Flat Timing convergence, Timing Signoff, Merging Modes
n
Hands-on experience on Logical aware Synthesis, Logical Equivalence check and Static Timing analysis.
n
Knowledge on the Timing closure on Sub system level & Block level and Chip level.
n
Knowledge on Writing Manual ECO’s to fix timing violations and DRC’s.
n
Knowledge on constraint development.
n
Positive Knowledge of TCL scripting and UNIX env.
n
Leading the team 4 to 5 team members by guiding and mentoring on the STA /Synthesis.
n
Prelayout timing analysis and report out Post layout timing analysis for placement, CTS & PRO Clock gating checks and timing closure ECOs and final tapaout timing closure skills across corners and modes.
n
Must have worked with RTL design team, PD team and HMs team for overall timing closure for SoC.
n
📌 Sta Static Timing Analysis And Synthesis Engineer Bengaluru
🏢 7rays Semiconductors
📍 Bengaluru
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.