As a Design engineer should be able to develop design specs, HDL based RTL
Solid knowledge on Digital design concepts with RTL implementation (Verilog/VHDL)
Experience with FPGA/ASIC tool flows for Logic Synthesis, STA and Frontend Design.
Expertise in RTL top level integration and should have excellent debugging skills.
As a Verification engineer Working on full chip Verification and OVM/UVM Methodology,
System Verilog is a must with 3+ years of work experience,
Worked on passing test cases, test benches, Building workplace.
Positive knowledge of Functional coverage using HVL language features or assertions a plus.
Valuable in concepts of code coverage and Functional coverage.
Robust domain knowledge on PCI/PCIe Verification /Ethernet MAC/DDR/PHY
Knowledge to develop required script to complete verification using Perl, Shell or Python preferable

Disclaimer: This job description has been sourced from a public domain and may have been modified by Naukri.com to improve clarity for our users. We encourage job seekers to verify all details directly with the employer via their official channels before applying.

📌 Senior Asic/fpga Design Bengaluru
🏢 ATRIA LOGIC
📍 Bengaluru