Memory Layout Engineers (Vasanth Nagar)

Memory Layout Engineers (Vasanth Nagar)

06 Sep
|
ACL Digital
|
Vasanth Nagar

06 Sep

ACL Digital

Vasanth Nagar

We are hiring experienced Memory Layout Engineers (3–18 yrs) with expertise in ARM architectures and advanced nodes (7nm, 5nm, 2nm). The ideal candidate brings a solid foundation in memory compilers, general memory concepts, and hands-on physical design on lower process technologies.

Location: Bangalore & Hyderabad
⏱️ Notice Period: 0–15 Days (Immediate joiners preferred)
To Apply: Send your updated CV to [email protected]

📌 Memory Layout Engineers (Vasanth Nagar)
🏢 ACL Digital
📍 Vasanth Nagar

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: memory layout engineers (vasanth nagar) / vasanth nagar

Subscribe to this job alert:

Get the latest job offers by email for: memory layout engineers (vasanth nagar) / vasanth nagar