VLSI - DFT Architect (Bengaluru)

VLSI - DFT Architect (Bengaluru)

06 Sep
|
Capgemini
|
Bengaluru

06 Sep

Capgemini

Bengaluru

Roles & Responsibilities
We are seeking an experienced SoC Design-for-Test (DFT) Lead to drive DFT architecture, implementation, verification, and silicon bring-up activities for complex SoCs. The ideal candidate will possess solid expertise in scan compression, ATPG, JTAG/iJTAG, MBIST, and test integration methodologies, while leading cross-functional teams through the complete DFT lifecycle from architecture definition to production test support.
Key Responsibilities
Technical Leadership

Lead DFT execution across multiple IPs and SoC programs.
Mentor junior engineers and provide technical guidance on DFT best practices.
Collaborate effectively with Design, Verification, Physical Design, Product Engineering, and Manufacturing teams.
Participate in design reviews, architecture discussions, and project planning activities.
Develop automation flows using Perl, Shell, TCL, or Python scripting.
Collaborate with EDA vendors and internal methodology teams to improve productivity and test quality.

DFT Architecture and Implementation





Define and implement comprehensive DFT strategies for complex SoC designs.
Architect and deploy Scan, ATPG, JTAG (IEEE 1149.x), IEEE 1500, IEEE 1687 (iJTAG), Scan Compression (EDT), MBIST, and advanced test infrastructures.
Drive scan insertion and DFT implementation using Synopsys Fusion Compiler or equivalent industry-standard EDA tools.
Develop and review DFT specifications, test architectures, and verification plans.
Develop and validate STA constraints for various DFT modes.

ATPG and Test Development

Generate high-quality ATPG patterns for stuck-at, transition, path delay, and bridge fault coverage.
Perform ATPG coverage analysis, DRC closure, and optimization to achieve production test goals.
Debug and resolve ATPG, scan chain, compression, and pattern-related issues.
Validate ATPG patterns using simulation/debug environments.

Test Integration and Debug

Investigate and root-cause silicon and tester failures, partnering closely wit

📌 VLSI - DFT Architect (Bengaluru)
🏢 Capgemini
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: vlsi - dft architect (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: vlsi - dft architect (bengaluru) / bengaluru