8 to 10+ yrs of experience in DFT architecture, scan Insertion, compression at core level and SoC level.Experience in ATPG pattern generation, coverage analysisExperience with timing and no-timing simulationsExperience in Memory-BISTHave understanding of SSN architecture, clock architecture, OCC