Sta Verification Engineer Secunderabad (India)

Sta Verification Engineer Secunderabad (India)

06 Sep
|
Randstad Sourceright
|
India

06 Sep

Randstad Sourceright

India

Position: STA Verification Engineer (BB60FT RM 4355)

Mandatory
Full-chip timing analysis / STA signoff (PrimeTime or equivalent) — 4+ yrs, Mandatory
SDC constraint development (clocks, generated clocks, false paths, multicycle, async) — 4+ yrs, Mandatory
STA flow methodologies & timing closure (setup/hold, recovery/removal, slew, fanout) — 4+ yrs, Mandatory
Tcl/Python scripting for automation and debug — 4+ yrs, Mandatory
HBM/DRAM architecture & memory timing concepts — 4+ yrs, Mandatory

Education: BE or MTech (mandatory)

Key Responsibilities
Lead block-level & full-chip STA signoff for HBM across PVT corners.
Create/validate SDCs, implement clocking solutions, correlate with simulation.
Drive timing closure and automation; mentor team; coordinate with Design/Layout/Verification.

📌 Sta Verification Engineer Secunderabad (India)
🏢 Randstad Sourceright
📍 India

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: sta verification engineer secunderabad (india) / india