11 Sep
|
Renesas
|
Hyderabad
Key Responsibilities
- Implement modular UVM testbenches at the MCU level for SoC subsystems such as sensor hubs, AI accelerators, and communication fabrics
- Develop comprehensive coverage-driven verification plans covering functional, code, and assertion coverage aligned with automotive safety and security standards
- Debug complex SoC-level scenarios including multi-protocol interactions and power-aware verification
- Integrate and customize third-party Verification IPs (VIPs) like Synopsys, Cadence, and Mentor for automotive protocols
- Provide technical leadership and ownership of design verification tasks
- Communicate clearly and transparently within the team and with global customers
- Adapt to agile project requirements and changing timelines
- Contribute cutting-edge ideas to improve design quality and verification workflows
Skills: code coverage , Uvm, SoC Verification
Experience: 5.00-15.00 Years
📌 Staff Engineer- DV (Hyderabad)
🏢 Renesas
📍 Hyderabad